

# Performance and Reliability Review of 650V and 900V Silicon and SiC Devices: MOSFETs, Cascode JFETs and IGBTs

J. Ortiz Gonzalez, *Member*, R. Wu, S. Jahdi, *Member* and O. Alatise, *Member*

**Abstract**— The future of power conversion at low-to-medium voltages (around 650V) poses a very interesting debate. At low voltages (below 100V), the silicon MOSFET reigns supreme and at the higher end of the automotive medium voltage application spectrum (approximately 1 kV and above) the SiC power MOSFET looks set to topple the dominance of the silicon IGBT. At very high voltages (4.5 kV, 6.5 kV and above) used for grid applications, the press-pack thyristor remains undisputed for current source converters and the press-pack IGBTs for voltage source converters. However, around 650 V, there does not seem to be a clear choice with all the major device manufacturers releasing different technology variants ranging from SiC Trench MOSFETs, SiC Planar MOSFETs, cascode-driven WBG FETs, silicon NPT and Field-stop IGBTs, silicon super-junction MOSFETs, standard silicon MOSFETs and enhancement mode GaN HEMTs. Each technology comes with its unique selling point with GaN being well known for ultra-high speed and compact integration, SiC is well known for high temperature, electro-thermal ruggedness and fast switching while silicon remains clearly dominant in cost and proven reliability. This review comparatively assesses the performance of some of these technologies, investigates their body diodes, discusses device reliability and avalanche ruggedness.

**Index Terms**— Body diode, Cascode, SiC MOSFET, Wide bandgap devices, Reliability, Switching Energy.

## I. INTRODUCTION

Silicon technology has dominated power electronics for decades with silicon MOSFETs applied in high-frequency/low power applications, silicon IGBTs in medium frequency/medium power applications and silicon thyristors in high power/low frequency applications [1]. Because MOSFETs are unipolar devices, they are capable of

fast switching since phenomena like tail currents and reverse recovery (due to stored charge from minority carriers) do not exist [2]. Hence, the switching rates are determined primarily by charging and discharging of parasitic capacitances therefore optimal MOSFET design that reduces these capacitances can enable high frequency application. However, the unipolar nature means that conductivity modulation (enabled by carrier recombination) cannot be used to limit conduction losses. Hence, as the voltage level increases and thicker drift regions are required, MOSFETs demonstrate unacceptable conduction losses due to the increased ON-state resistance [2]. In low voltage applications, like automotive systems that run off a 12 V battery, this is not a problem, however, as the voltage level increases, the conduction losses suffered by MOSFETs make them inapplicable. Bipolar devices like IGBTs/BJTs and thyristors use drift and diffusion mechanisms for enabling current flow and conductivity modulation to reduce conduction losses [2]. Hence, these devices are more capable in automotive medium to higher voltage applications (600 V and above) like traction inverters for motor drives, wind/solar energy conversion systems in the case of IGBTs [3]. In ultra-high power applications like current source converters for HVDC applications, the design and packaging of thyristors makes them the technology of choice [4].

The increased electrification of transportation, heat production, energy conversion and other aspects of modern industry has increased demand for automotive medium voltage (around 650V to 1kV) power devices. This application space has historically been dominated by silicon IGBTs; however, this is changing. MOSFETs are applicable in automotive medium voltage applications only if the conduction losses are minimized by wide bandgap (WBG) materials (like SiC [5] and GaN [6]) or if innovative device design techniques like charge balance from super-junction layouts are used in silicon [7]. Hence a plethora of 650 V to 1.2 kV SiC power MOSFETs have been commercialized alongside 600 V to 900 V super-junction silicon MOSFETs and 650 V enhancement mode GaN FETs. For some time, only CREE (now Wolfspeed) and ROHM supplied SiC MOSFETs, however more companies like ST, Infineon, Littelfuse and IXYS have released SiC MOSFETs. Fabricating these WBG MOSFETs is not trivial [8] since the most critical electrode (the gate) requires a reliable insulating metal/semiconductor interface with low interface and fixed oxide traps [9]. Developing reliable gate oxides in SiC has required a significant academic

Manuscript received May 01, 2019; revised August 09, 2019; accepted September 17, 2019. This work was supported by the UK Engineering and Physical Science Research Council (EPSRC) through the grant Reliability, Condition Monitoring and Health Management Technologies for WBG Power Modules (EP/R004366/1).

J. Ortiz Gonzalez, R. Wu and O. Alatise are with the School of Engineering, University of Warwick, CV4 7AL, Coventry, UK. (e-mail: j.a.ortiz-gonzalez@warwick.ac.uk, robert.wu.1@warwick.ac.uk, o.alatise@warwick.ac.uk)

S. Jahdi is with the Electrical Energy Management Group, Department of Electrical Engineering, University Of Bristol, Bristol BS8 1UB, U.K. (e-mail: saeed.jahdi@bristol.ac.uk)

and industrial research effort [10-12] and yet it still lags silicon gate oxides while remaining completely illusive in GaN. As a result, non-MOSFET alternatives like JFETs [13, 14] and BJTs [15, 16] have been more widely explored using SiC and HEMTs have been developed in the case of GaN [6]. Due to the lack of availability of bulk GaN substrates, GaN devices are typically lateral devices fabricated on foreign substrates (SiC, ceramic and more recently silicon substrates) although vertical GaN devices have been investigated as research prototypes however with no commercial devices demonstrated [17].

Gate drivers in power electronics are well optimized for insulated gate transistors like MOSFETs and IGBTs, hence, these JFETs/BJTs and depletion mode HEMTs have not been well received since there is significantly more power dissipated during the ON-state by the non-insulating gates [18]. Furthermore, these devices tend to be depletion mode meaning negative voltages are needed to turn them off. To solve these problems, SiC and GaN cascode configurations were developed. The cascode configuration comprises of a low voltage silicon MOSFET driving a depletion mode GaN HEMT [19] or SiC JFET [20]. Hence, from the perspective of gate driving, these devices are comparable to silicon however, the advantages of the WBG FETs are leveraged from the power side. These cascode devices have been released with 650 V ratings from United SiC (for SiC cascode) and Transphorm (for GaN Cascode), packaged in conventional TO-220 and TO-247 discrete packages. Other cascode options still at the research stage, including a low voltage GaN HEMT driving a high voltage SiC JFET, have been explored for very high switching frequencies (MHz) [21, 22].

Given the aforementioned advances in WBG technologies, silicon is not standing still. As far as cost and proven reliability is concerned, silicon remains undisputedly the best option. IGBTs have become faster with the latest generation of field-stop IGBTs competing favorably with FETs in terms of switching speed and conduction losses. The field-stop (punch-through) design uses an N<sup>+</sup> buffer between the P<sup>+</sup> collector and the N-drift region to significantly accelerate hole recombination during turn-OFF of the IGBT [3]. This vastly reduces the tail currents known to increase switching losses and limit switching frequencies in non-punch-through IGBTs. Silicon super-junction MOSFETs are also capable of fast switching at 650 V. In applications where high reliability is demanded, silicon remains the technology of choice given the several decades of reliability and robustness data behind it. However, one disadvantage of IGBTs is the lack of a body diode, hence, antiparallel diodes are needed for reverse conduction capability.

As explained above, the 650 V application space has become highly competitive. The purpose of this review is to highlight the benefits and drawbacks of each technology by comparative analysis. By measuring and characterizing some of the best in class technologies in the same circuits, we highlight their respective strengths and weaknesses. Table I shows important information (like current rating, voltage rating, packaging, die area etc) about the devices under test in this review.

TABLE I POWER DEVICE TECHNOLOGY PARAMETERS

	SiC Cascode	SiC Trench	SiC Planar	Si CoolMOS™	Si IGBT
Voltage (V)	650	650	900	650	650
Current (A) (at 25°C)	31	39	36	43	40
Current (A) (at 100°C)	23	27	23	27	20
Die area (mm <sup>2</sup> )	2.92	7.76	6.05	41.7	9.71
25°C $R_{ON}$ (mΩ)	80	60	65	72	N/A
Packaging	TO-247	TO-247	TO-247	TO-247	TO-247
Cost (USD) 1 device	11.68	11.11	9.85	10.63	2.18
Cost (USD) 100 devices	946	862	963	797	148
Internal $R_G$ (Ω)	4.5	12	4.7	0.75	N/A
Thermal Resistance (°C/W)	0.79	0.91	1	0.32	1

A good way to compare power devices from different technologies is to use figures-of-merit that account for die area including specific-ON-state resistance ( $R_{SPEC}$ ) and  $R_{ON} \cdot Q_G$  (which accounts for the trade-off between conduction and switching losses). Table II shows the results of this comparison using values taken from datasheets. It can be seen from Table II that the SiC devices operate at higher current densities with the SiC Cascode JFET operating at approximately 10 times the current density of the CoolMOS™ and twice the current density of the silicon IGBT. Furthermore, the  $R_{SPEC}$  of the SiC devices are one order of magnitude less than the CoolMOS™ device. Table II also shows that the  $R_{ON} \cdot Q_G$  FOM for the SiC planar MOSFET is the best, followed by the Trench MOSFET and the Cascode JFET. The higher gate charge  $Q_G$  of the SiC cascode JFET is likely due to the low voltage driving silicon MOSFET. However, because these parameters are often measured under different conditions, it is necessary to compare these devices under the same test conditions. This is what this paper attempts.

TABLE II FIGURES OF MERIT

	SiC Cascode	SiC Trench	SiC Planar	CoolMOS™	Si IGBT
$R_{SPEC}$ (mΩ·mm <sup>2</sup> )	233.6	465.6	393.3	3002.4	N/A
$I$ density (A/mm <sup>2</sup> )	10.6	5.02	6	1.03	4.1
$Q_G$ (nC) (400V)	51 (400V)	58 (300V)	30.4 (400V)	161 (480V)	40 (300V)
$R_{DS(on)} \cdot Q_G$ (Ω·nC)	4.1	3.5	2	11.6	N/A

Section II looks at the conduction losses, section III compares the switching losses, section IV looks at body diodes while section V compares the avalanche ruggedness, section VI compares gate oxide reliability and section VII concludes the paper.

## I. CONDUCTION PERFORMANCE

The conduction losses were measured by placing the DUT in series with a current source with the DUT turned ON at its nominal gate voltage value. The DUT is placed on a heat sink and conducts current for a defined time, which is controlled by an auxiliary device similar to DC power cycling [23]. The circuit is shown in Fig. 1. The measured ON-state voltage across the source-drain is indicative of the conduction loss of the device and it was measured using a digital multimeter Hameg model HMC8012.




Fig. 1. Experimental test for conduction loss evaluation

Fig. 2(a) shows the results of the measurements on the different technologies conducting a 15 A DC current for 5 s while Fig. 2(b) shows the case for 20 A DC current for 3 s. As the auxiliary device is turned ON and the current flows through the DUT, it is expected that the ON-state voltage will change over the duration that the device is conducting current. This is due to the temperature coefficient of the ON-state resistance, which in silicon MOSFETs increases as result of the reduced electron mobility at elevated junction temperatures. The rate of the change of the ON-state voltage with time is an indicator to the temperature coefficient of the conduction loss as well as the junction-to-case thermal impedance. All the devices are TO-247 packaged and the same external heatsink was used for these DC conduction tests. In this situation, the impact of the self-heating on the ON-state voltage will be determined by the transient junction-to-case thermal impedance of each device.




Fig. 2  $V_{ON}$  vs time for the different technologies (a) 15 A and (b) 20 A

The results from Fig. 2(a) show that the SiC Trench MOSFET has the lowest conduction loss, followed by the SiC planar MOSFET, the CoolMOS™ device, the SiC Cascode and then the silicon IGBT. The elimination of the JFET resistance in the trench design is critical for optimizing ON-state performance [24]. In Fig. 2(b), where the current is increased to 20 A, the SiC Trench MOSFET remains the best performing device followed by the SiC Planar MOSFET, the CoolMOS™ device, the silicon IGBT and then the SiC cascode. The better performance of the IGBT compared to the SiC Cascode at 20 A is due to conductivity modulation which makes the ON-state voltage less current dependent in IGBTs compared to MOSFETs [2].

It can also be observed from Fig. 2 that the temperature coefficient of the conduction loss in SiC is much lower than silicon since the ON-state voltage remains virtually flat over the 5 seconds that the device conducts current. The ON-state voltage rises with time in the SiC cascode because of high positive temperature coefficient of the SiC JFET. The Si IGBTs and CoolMOS™ devices show strongly positive temperature coefficients due to increased ON-state resistance with temperature in silicon devices [2].

One of the main advantages of SiC over silicon is the fact that it is more temperature invariant as can be seen from the measurements in Fig. 2. The losses are more stable over temperature. However, this makes condition monitoring in SiC more challenging since temperature sensitive electrical parameters have smaller temperature dependency [25].

## II. SWITCHING PERFORMANCE

The switching performance of the devices have been tested using a standard clamped inductive double-pulse switching circuit shown in Fig. 3 where the low side device is the DUT and the high side diode  $D_I$  is a SiC Schottky diode. The transients were characterized using a double pulse and the turn-ON and turn-OFF switching energies have been measured for all the evaluated devices with 5 different gate resistances ( $R_G^{EXT}$ ) at 3 different temperatures, for a load current of 20 A and a DC link voltage  $V_{DC}$  of 400 V. For high temperature measurements, the device junction temperature was controlled using a controlled electric heater and thermal equilibrium between the device and the heater was ensured. The gate driver voltage  $V_{GG}$  used was the nominal gate driver voltage defined on the datasheets.




Fig. 3 Clamped Inductive Switching circuit for switching tests




Fig. 4 Total switching energy for different gate resistances





Fig. 5 Total switching energy for different junction temperatures


The measured switching losses at different gate resistances ( $R_G$ ) are shown in Fig. 4, where it is observed that the SiC Cascode device followed by the SiC planar MOSFET performs best at all  $R_G$ . Depending on the  $R_G$  used, the order of performance changes. At  $R_G=15\Omega$  and  $33\Omega$ , the CoolMOS™ and trench MOSFETs perform better than the IGBT whereas at  $R_G=68\Omega$  and  $100\Omega$ , the IGBT performs better. The switching energies of the SiC Trench MOSFET and the CoolMOS™ device show significant dependence on the gate resistance most probably due to the higher and more non-linear output capacitances. Fig. 5 shows the dependence of the switching energies on junction temperature with  $R_G^{EXT}=10\Omega$ .

In SiC MOSFETs, the turn-ON switching energy typically reduces with temperature due to the negative temperature coefficient of the threshold voltage [26]. Since the turn-OFF energy increases with temperature, the overall temperature coefficient of the switching energy is typically close to zero. In IGBTs, the formation of the carrier plasma in the drift region dominates the turn-ON switching rate hence turn-ON and turn-OFF switching energies increase with temperature due to the increase in carrier lifetime [26].

The turn-ON current switching rate ( $dI_{DS}/dt$ ) and the turn-OFF voltage switching rate ( $dV_{DS}/dt$ ) are indicators of the switching performance. Fig. 6 (a) shows the turn-ON  $dI_{DS}/dt$  while Fig. 6(b) shows the turn-OFF  $dV_{DS}/dt$  for the different technologies switched with different gate resistances. The SiC cascode exhibits the highest current switching rates followed by the CoolMOS™ device, SiC planar device, the IGBT and the SiC Trench MOSFET. In terms of turn-OFF switching rate, the SiC Cascode exhibits the highest  $dV_{DS}/dt$ , followed by the SiC Planar, the CoolMOS™, the SiC Trench and then the IGBT.



(a)



(b)

Fig. 6 Turn-ON  $dI_{DS}/dt$  (a) and Turn-OFF  $dV_{DS}/dt$  (b) for different technologies at different  $R_G^{EXT}$

What is not clear from the results in Fig. 6, but is equally important, is the gate transient which determines the maximum switching frequency the device can sustain. Fig. 7(a) shows the  $V_{GS}$  transient of all the devices during turn-OFF where the CoolMOS™ device exhibits the longest transient. Fig. 7(b) shows the  $V_{GS}$  turn-ON transient where again, the CoolMOS™ exhibits the longest transients. The gate resistance used was  $100\Omega$  and the gate voltage used was the nominal  $V_{GS}$  defined by the manufacturer. Since the maximum switching frequency that the device can sustain is limited to the charging and discharging of the input and output capacitances, Fig. 7 shows the limitations of the CoolMOS™ device compared to the other devices. The reason for this significant disparity in the  $V_{GS}$  transient between the CoolMOS™ device and the remaining devices is the input and output capacitance. Shown in Table III are the values of the input and output capacitances

TABLE III PARASITIC CAPACITANCES

Device Technology	Input Capacitance (pF)	Output Capacitance (pF)
CoolMOS™	4400	754
SiC Planar	1500	100
SiC Trench	1000	126
SiC Cascode	1500	176
IGBT	1000	100




Fig. 7. Gate Voltage transient for all technologies at (a) turn-OFF and (b) turn-ON

### III. BODY DIODES

One important advantage MOSFETs have over IGBTs is the presence of a body diode [27, 28] that enables reverse conduction capability. The switching performance of the body diode has been measured using the circuit shown in Fig. 8, using a DC link voltage of 400 V.




Fig. 8. Measurement circuit for body diode switching

By shorting the gate and the source of the high side transistor, it is removed from the circuit. The body diode of the MOSFET is a PiN diode since the low doped N buffer acts as a charge storage region for minority hole carriers injected from the P+ body implant. Hence, the important power loss to consider is the turn-OFF loss since there is potential for reverse recovery, which is known to be a major contributor to losses in silicon PiN diodes.

When comparing the switching performance of the body diode of the different technologies, this can be done either by (i) using the same technology on the low side and high side of the phase leg which is representative of the application or (ii) by using the same low side transistor which sets the same turn-OFF current rate ( $dI/dt$ ) for all the high side diode. The first technique compares the actual performance of the body diode in the phase leg while the second technique sets the same conditions (turn-OFF  $dI/dt$ ) for properly evaluating the reverse recovery of the body diode.

Fig. 9(a) shows the measured turn-OFF transients of all the body diodes. Since these measurements are performed using the same technology for high and low side device, the turn-OFF  $dI/dt$  imposed on the diodes are different. Fig. 9(b) shows the measured switching energies of the body diodes of the different technologies under these conditions. The results in Fig. 9(b) shows that the SiC body diodes exhibit the lowest switching energies. The very low minority carrier lifetime of holes in SiC means that there is very little stored charge in the body diode hence virtually no reverse recovery current. As a result, the reverse recovery performance of SiC PiN diodes shows near Schottky-like performance. The highest switching losses are exhibited by the CoolMOS™ device. It exhibits highest switching losses because of the super-junction design comprised of alternating P and N doped columns in the drift region of the device. This design causes additional stored charge in the body diode.




Fig. 9 (a) Reverse recovery characteristics of MOSFET body diodes in a leg configuration (b) Switching Energy of MOSFET body diodes

To make a fair comparison between the switching performances of the different body diodes, the measurements in Fig. 10 are repeated with the same low side transistor. This ensures that all the body diodes are subject to the same turn-OFF  $dI/dt$ . Fig. 10 shows the reverse recovery characteristics of the body diodes of the SiC Planar, SiC Trench, SiC Cascode and CoolMOS™ devices, switched with the same bottom side device (SiC trench MOSFET,  $V_{GS}=15$  V and  $R_{GEXT}=100$   $\Omega$ ). In Fig. 10, opposed to Fig. 9(a) the switching rate of the bottom side device is the same and the reverse recovery characteristics are determined by the top side body diode. The reverse recovery performance of the WBG body diodes is clearly superior to the CoolMOS™ body diode.




Fig. 10. Reverse recovery characteristics of MOSFET body diodes switched at the same rate

As the junction temperature is increased, the switching energy of the CoolMOS™ body diode shows significant increase due to the positive temperature coefficient of the minority carrier lifetime, as shown in Fig. 11. Fig. 11 (a) shows the reverse recovery characteristics of the CoolMOS™ body diode at 25 and 105 °C where the increase in peak reverse recovery current can be observed. In the SiC devices, the switching energy of the body diode is temperature invariant as the turn-OFF energy in Fig. 9(b) indicates and the turn-OFF transients of the diode current, measured at 25 and 150 °C, show in Fig. 11(b).




Fig. 11. Impact of temperature of reverse recovery of body diode (a) COOLMOS™, (b) SiC planar MOSFET

#### IV. AVALANCHE RUGGEDNESS

The ability of the power device to conduct current under Unclamped Inductive Switching (UIS) is an indicator of the ruggedness of the device to electrical shocks [29, 30]. The device conducts avalanche current when current is forced through it (drain to source) with the channel OFF. The current causes electron-hole generation through impact ionization hence, the voltage across the device increases to its intrinsic breakdown voltage, which is usually higher than its rated

voltage. Hence, there is significantly high instantaneous power dissipation within the device. The circuit for testing avalanche ruggedness is similar to Fig. 3 except that the clamping diode is removed, hence, it is called an unclamped inductive switching circuit. Fig. 12 shows the test set-up together with a more detailed equivalent circuit of the power device where the parasitic capacitances are shown alongside the parasitic NPN BJT and the p-body resistance  $R_B$  within the MOSFET. The failure mode under avalanche switching depends on the avalanche duration which is set by the inductor in Fig. 12. If the inductor is small, then the avalanche current is high, and the avalanche duration is short. In this case, the failure mode is primarily determined by the latching of the parasitic NPN BJT shown in Fig. 12 followed by thermal hot-spots from poor current sharing. Here, the heat is given insufficient time to diffuse across to the device to the case hence, the thermal resistance of the device is not very important. On the other hand, if the inductor is large, then the avalanche duration is long, which means that the chip temperature rises more uniformly. In this case the thermal resistance of the chip is important in determining the junction temperature.




Fig. 12. Unclamped Inductive Switching Circuit and MOSFET parasitics under UIS

The parasitic BJT can also latch under hard switching conditions particularly through the body diode. This occurs under high  $dV_{DS}/dt$  conditions when the internal capacitance within the drain-body ( $C_{DB}$ ) produces a displacement current large enough to forward bias the emitter-base junction of the BJT assuming the voltage drop across the p-body resistance is large enough. Hence, this is more likely to occur under high temperature conditions with fast switching.

Fig. 13 shows the UIS test pulses. As the DUT in Fig. 12 is pulsed with a high  $V_{GS}$ , current flows through it thereby charging the inductor at a rate of  $V_{DC}/L$ . During this phase, the  $V_{DS}$  is equal to the ON-state voltage. As the DUT is turned OFF, the inductor discharges the current stored in the magnetic field into the DUT which raises its junction temperature as shown in Fig. 13. The maximum current and energy that the DUT can sustain before failure is determined by increasing the  $V_{GS}$  pulse length (and avalanche energy) progressively until the device fails. Fig. 14 shows the drain current through the device with different  $V_{GS}$  pulse lengths up to 360 μs where the device fails. Fig. 15 shows the corresponding  $V_{DS}$  waveforms during UIS where a sudden drop in  $V_{DS}$  is seen as the device fails at 360 μs pulse length. This has been done for all the technologies with 1 mH and 6 mH inductors to test both failure by parasitic BJT and failure by increased junction temperature from transient thermal impedance. Devices of same type and two different current rating ranges (20 A at 25 °C and 40 A at 25 °C) were evaluated.






Fig. 13.  $V_{GS}$ ,  $I_{DS}$ ,  $V_{DS}$ , Power and Junction temperature under UIS stress tests




Fig. 14. Drain current through the DUT for different  $V_{GS}$  pulse lengths until device failure




Fig. 15.  $V_{DS}$  voltage across the DUT for different  $V_{GS}$  pulse lengths until device failure

The results of the UIS tests on all the technologies are shown in Fig. 16 for the peak avalanche current at 25 $^{\circ}C$  and 105 $^{\circ}C$ . These tests were performed with the 1 mH inductor and were done of 3 devices to yield a statistical average. Fig. 17 shows the results of the UIS tests performed on the different technologies with the 6 mH inductor. Because the devices have different current ratings, the maximum avalanche current (before failure) has been normalized by the current rating. The results in Fig. 16 and Fig. 17 show that the

CoolMOS<sup>TM</sup> device exhibits the highest avalanche current and energy at 25 $^{\circ}C$ .

However, as the junction temperature is increased to 105 $^{\circ}C$ , the performance of the CoolMOS<sup>TM</sup> device is not better than the SiC devices. Fig. 16 shows that the peak avalanche current of the CoolMOS<sup>TM</sup> device is more than twice that of the SiC devices when the inductor is increased to 6 mH. Of the remaining SiC devices, the Planar device exhibits the highest avalanche energy. The high performance of the CoolMOS<sup>TM</sup> in this situation is due to the lower thermal resistance as shown in Table. I.

Fig. 18 shows the peak avalanche energy dissipated by the different technologies using 1 mH and 6 mH inductors. It is clear from Fig. 18 that the devices dissipate more avalanche energy when the inductor is larger. This is because the avalanche duration is longer hence the entire chip is able to absorb all of the energy as opposed to a small section of it when a small inductor is used. The CoolMOS<sup>TM</sup> device is the best performing device under avalanche ruggedness for longer avalanche durations where the thermal impedance of the chip is critical for junction temperatures.




Fig. 16. Peak avalanche current ratio for different technologies with 1 mH inductor at 25 $^{\circ}C$  and 105 $^{\circ}C$




Fig. 17. Peak avalanche current ratio for different technologies with 6 mH inductor at 25 $^{\circ}C$




Fig. 18. Peak avalanche energy for different technologies 1 mH and 6 mH inductors

When the power device conducts current during UIS, the  $V_{DS}$  voltage is the actual breakdown voltage of the device. Fig. 19 shows the measured  $V_{DS}$  where the SiC Planar and Trench devices exhibit the highest breakdown voltages (approximately 1500 V) followed by the SiC Cascode and the CoolMOS™ devices. The actual breakdown voltages are important in applications where single event burn-out from cosmic ray incidents have a higher probability of occurrence [31]. The SiC Planar and Trench devices are significantly degraded (in voltage terms) compared to the CoolMOS™ and SiC cascode devices.




Fig. 19. Measured breakdown voltages during avalanche

## V. GATE OXIDE RELIABILITY

As stated earlier, gate driving in power electronics is a critical component of device performance and ease of implementation [18]. Power electronics is based traditionally on normally OFF devices with good insulating interfaces for enabling low standby power. Silicon MOSFETs and IGBTs have done this for several decades with excellent reliability of the gate oxide. Because wide bandgap materials like SiC and GaN do not readily oxidize and form stable oxides with good insulating properties, the creation of a MOS interface has been challenging. In SiC, due to the presence of carbon atoms, thermal oxidation results in higher interface trap and fixed oxide trap densities that cause threshold voltage instability, reduced break-over oxide voltage and reduced time-dependent-dielectric-breakdown [10-12, 32]. In GaN, thermal oxidation is not possible, hence, deposited gate dielectrics have been demonstrated in MIS-HEMTs [33].

Commercially available power devices are usually qualified as reliable if they pass a series of stress tests [34, 35] without exhibiting dielectric breakdown through high gate leakage currents, drain leakage currents and threshold voltage shifts. The gate bias is usually positive, although negative gate bias tests are occasionally required for devices that are turned OFF with negative voltages. Threshold voltage shift due to gate voltage stress occurs due to charging of traps in the interface and in the oxide. When the  $V_{GS}$  stress is positive, upward shifts in  $V_{TH}$  occurs due to negative charge trapping and when the stress voltage is negative, downward shift in  $V_{TH}$  occurs due to positive charge trapping. In silicon devices, these effects are well understood and have been suppressed with improved device fabrication processes. These effects are aggravated in SiC due to the increased trap density in the gate oxides [10, 12, 36]. Hence, it is well known that gate oxides are generally less reliable in SiC Planar and Trench MOSFETs although improvements have been made in the latest generation of devices[37], some of which are automotive qualified [38, 39]. An option to keep the ease-of-drive of silicon devices and the benefits of WBG power semiconductors is cascode design where a low voltage silicon MOSFET is used in conjunction with a normally ON SiC JFET or GaN HEMT [19, 20].

Some simple tests have been performed in the SiC planar, Trench MOSFETs as well as the CoolMOS™ and IGBT devices. These include an oxide break-over voltage test where the gate voltage on the device is ramped up until the oxide conducts current. This is a quick indication of the strength of the oxide and how it will perform under  $V_{GS}$  stress testing. Fig. 20 shows the results where the CoolMOS™ device retains its oxide insulating properties with twice the rated voltage while the SiC Trench MOSFET and Planar MOSFETs experience oxide break-over at 28 V and 24 V respectively. Similar investigations have shown that gate oxides in silicon devices typically break-over at above 80 V [40].




Fig. 20. Gate leakage current in MOSFET devices. T=150°C

Fig. 20 shows the gate transfer characteristics of the silicon IGBT before and after BTI stress tests. The IGBT has been subjected to a stress voltage of 40 V for 1 hour at a temperature of 150 °C (for positive BTI stress) and -40 V for 1 hour at a temperature of 150 °C (for negative BTI stress). There was 16 hours relaxation with  $V_{GS}=0$  to allow for charge de-trapping before the post-stress gate transfer characteristics were measured. Under these conditions, only the permanent shift in  $V_{TH}$  is demonstrated since enough time has been allowed for the temporary shift to correct itself. Fig. 20 shows



that the silicon IGBT is very reliable with no permanent shifts recorded.




Fig. 21. Gate transfer characteristics for the Silicon IGBT before and after NBTI and PBTI stress tests

Similar measurements using the same stress voltages and durations have been performed in the SiC Trench MOSFET with under PBTI and NBTI. The results in Fig. 21 shows a leftward shift for the device under NBTI stress indicating a reduction in the threshold voltage. Similarly, a rightward shift in the transfer characteristics is observable after PBTI stress thereby indicating an increase in the threshold voltage.




Fig. 22. Gate transfer characteristics for the SiC trench MOSFET before and after NBTI and PBTI stress tests

The measurements presented in Fig. 20, Fig. 21 and Fig. 22 have the objective of showing the differences between the gate reliability for both Si and SiC devices, using highly accelerated stress tests. Comparing the different commercially available SiC MOSFETs, studies have been performed in [10] and [40]. Without disclosing the manufacturers, different gate oxide reliability among commercially available SiC MOSFETs has been reported. In [10], the authors performed stresses at nominal gate voltage levels and captured the peak shift using a novel methodology for three different SiC MOSFETs (Two trench and a planar). Different performances under BTI were reported, with a SiC trench MOSFET suffering high threshold voltage shifts and big dispersion among the number of devices tested. The other SiC trench MOSFET evaluated was the best performing, whereas the planar SiC MOSFET had an intermediate performance.

In [40], the authors tested different SiC MOSFETs under gate bias stress until failure, with completely different performance for the evaluated SiC MOSFETs, including devices breaking at voltages only 5 V higher than the nominal

gate voltage and devices that required gate voltages stresses 40 V higher than the nominal voltage.

The results show that SiC MOSFETs still lag the silicon devices as far as gate oxide reliability is concerned.

## VI. CONCLUSIONS

The automotive medium voltage market in power semiconductors is the most competitive market with a myriad of power devices available with different advantages and drawbacks. This paper has presented a comparative analysis of automotive medium voltage 650 V power devices including SiC Planar MOSFETs, SiC Trench MOSFETs, CoolMOS™, SiC Cascode and field stop IGBTs. The devices have comparable current ratings and are some of the best in class. Conduction losses, switching losses, body diode performance, avalanche ruggedness and gate oxide reliability have been studied.

As far the losses are concerned, the SiC Trench MOSFET is the best performing in conduction losses while the SiC Cascode device is best at switching with the SiC planar close behind. The CoolMOS™ device exhibits the highest capacitances because it is the largest chip as indicated by having the lowest thermal resistance. In terms of body diodes, the SiC devices are the best performing with very little switching energy followed by the SiC Cascode device with the silicon CoolMOS™ device exhibiting diode turn-OFF losses that can considerably high. The super-junction design of the CoolMOS™ device contributes to significant reverse recovery losses. However, in terms of avalanche ruggedness, the CoolMOS™ device is the best performing both for short and long avalanche durations although at higher junction temperatures, its performance is not better than SiC devices. As far as gate oxide reliability is concerned, silicon devices outperform SiC devices with much better performance under gate voltage stressing. In this sense, the SiC cascode device represents an excellent combination of SiC switching with silicon gate driving/reliability. This is because the input of the SiC Cascode JFET is a silicon MOSFET with typically excellent gate oxide reliability already established in silicon systems. However, as far as cost continues to remain a factor, the silicon IGBT is the most competitive device solution. Since, silicon IGBTs continue to remain competitive in terms of loss performance, the low cost and high reliability of the silicon IGBT means it will continue to dominate for now. Table IV summarizes the findings in the review.

TABLE IV SUMMARY OF RESULTS

	SiC Cascode	SiC Trench	SiC Planar	Si CoolMOS™	Si IGBT
Conduction Loss	**	***	***	**	**
Specific ON- Resistance	***	**	**	*	*
Switching Loss	***	*	***	**	**
Body diode Switching	***	***	***	*	X
Gate Oxide Reliability	***	*	*	***	***
Avalanche energy	*	*	**	***	X
Cost	*	*	*	**	***


## REFERENCES

- [1] J. Lutz, H. Schlangenotto, U. Scheuermann, and R. De Doncker, *Semiconductor Power Devices. Physics, Characteristics, Reliability*, 2 ed. Springer-Verlag Berlin Heidelberg, 2018.
- [2] B. J. Baliga, Springer, Ed. *Fundamentals of Power Semiconductor Devices*. Springer, 2008.
- [3] B. J. Baliga, *The IGBT Device*. Amsterdam: William Andrew Publishing, 2015.
- [4] J. Przybilla, J. Dorn, R. Barthelmeß, U. Kellner-Werdehausen, H. Schulze, and F. Niedernostheide, "Diodes and thyristor — Past, presence and future," in *2009 13th European Conference on Power Electronics and Applications*, 2009, pp. 1-10.
- [5] X. She, A. Q. Huang, L. Ó, and B. Ozpineci, "Review of Silicon Carbide Power Devices and Their Applications," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8193-8205, 2017.
- [6] E. A. Jones, F. F. Wang, and D. Costinett, "Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 3, pp. 707-719, 2016.
- [7] B. Zhang, W. Zhang, M. Qiao, Z. Zhan, and Z. Li, "Concept and design of super junction devices," *Journal of Semiconductors*, vol. 39, no. 2, p. 021001, 2018/02 2018.
- [8] J. Millán, P. Godignon, Xavier Perpiñà, Amador Pérez-Tomás, and J. Rebollo, "A survey of wide bandgap power semiconductor devices," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2155-2163, 2014.
- [9] Afanasev V V, Bassler M, Pensl G, and Schulz M, "Intrinsic SiC/SiO<sub>2</sub> Interface States," *physica status solidi (a)*, vol. 162, no. 1, pp. 321-337, 1997.
- [10] T. Aichinger, G. Rescher, and G. Pobegen, "Threshold voltage peculiarities and bias temperature instabilities of SiC MOSFETs," *Microelectronics Reliability*, vol. 80, pp. 68-78, 2018/01/01/ 2018.
- [11] K. Puschkarsky, T. Grasser, T. Aichinger, W. Gustin, and H. Reisinger, "Understanding and modeling transient threshold voltage instabilities in SiC MOSFETs," in *2018 IEEE International Reliability Physics Symposium (IRPS)*, 2018, pp. 3B.5-1-3B.5-10.
- [12] A. J. Lelis, R. Green, D. B. Habersat, and M. El, "Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs," *IEEE Transactions on Electron Devices*, vol. 62, no. 2, pp. 316-323, 2015.
- [13] A. Bhalla, X. Li, P. Alexandrov, and J. C. Dries, "The outlook for SiC vertical JFET technology," in *The 1st IEEE Workshop on Wide Bandgap Power Devices and Applications*, 2013, pp. 40-43.
- [14] R. Siemienieć and U. Kirchner, "The 1200V direct-driven SiC JFET power switch," in *Proceedings of the 2011 14th European Conference on Power Electronics and Applications*, 2011, pp. 1-10.
- [15] V. Niemela, A. Ravishunkar, and D. Kinzer, "SiC BJT minimizes losses in alternative energy applications," in *2013 IEEE Energytech*, 2013, pp. 1-7.
- [16] S. G. Sundaresan, A. Soe, S. Jeliakov, and R. Singh, "Characterization of the Stability of Current Gain and Avalanche-Mode Operation of 4H-SiC BJTs," *IEEE Transactions on Electron Devices*, vol. 59, no. 10, pp. 2795-2802, 2012.
- [17] S. Chowdhury and U. K. Mishra, "Lateral and Vertical Transistors Using the AlGaIn/GaN Heterostructure," *IEEE Transactions on Electron Devices*, vol. 60, no. 10, pp. 3060-3066, 2013.
- [18] D. Peftitsis and J. Rabkowski, "Gate and Base Drivers for Silicon Carbide Power Transistors: An Overview," *IEEE Transactions on Power Electronics*, vol. 31, no. 10, pp. 7194-7213, 2016.
- [19] F. Recht, Z. Huang, and Y. Wu, "Application Note AN-0002 - Characteristics of Transphorm GaN Power Switches," ed. <https://www.transphormusa.com/en/document/characteristics-transphorm-gan-power-fets/>; Transphorm, 2016.
- [20] Z. Li and A. Bhalla, "USCi SiC JFET Cascode and Super Cascode Technologies," in *PCIM Asia 2018; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 2018, pp. 1-6.
- [21] J. Xu, L. Gu, Z. Ye, S. Kargarrazi, and J. Rivas-Davila, "Cascode GaN/SiC Power Device for MHz Switching," in *2019 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2019, pp. 2780-2785.
- [22] J. Wei, H. Jiang, Q. Jiang, and K. J. Chen, "Proposal of a novel GaN/SiC hybrid FET (HyFET) with enhanced performance for high-voltage switching applications," in *2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 2016, pp. 99-102.
- [23] L. R. GopiReddy, L. M. Tolbert, and B. Ozpineci, "Power Cycle Testing of Power Switches: A Literature Survey," *IEEE Transactions on Power Electronics*, vol. 30, no. 5, pp. 2465-2473, 2015.
- [24] T. Nakamura et al., "High performance SiC trench devices with ultra-low  $r_{on}$ ," in *2011 International Electron Devices Meeting*, 2011, pp. 26.5.1-26.5.3.
- [25] J. O. Gonzalez, O. Alatise, J. Hu, L. Ran, and P. A. Mawby, "An Investigation of Temperature-Sensitive Electrical Parameters for SiC Power MOSFETs," *IEEE Transactions on Power Electronics*, vol. 32, no. 10, pp. 7954-7966, 2017.
- [26] S. Jahdi, O. Alatise, C. Fisher, L. Ran, and P. Mawby, "An Evaluation of Silicon Carbide Unipolar Technologies for Electric Vehicle Drive-Trains," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 2, no. 3, pp. 517-528, 2014.
- [27] S. Jahdi et al., "An Analysis of the Switching Performance and Robustness of Power MOSFETs Body Diodes: A Technology Evaluation," *IEEE Transactions on Power Electronics*, vol. 30, no. 5, pp. 2383-2394, 2015.
- [28] S. Tiwari, I. Abuishmais, J. K. Langelid, R. Lund, O. M. Midtgård, and T. M. Undeland, "Characterization of Body Diodes in the-State-of-the-Art SiC FETs-are They Good Enough as Freewheeling Diodes?," in *2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe)*, 2018, pp. P.1-P.10.
- [29] A. Fayyaz et al., "A Comprehensive Study on the Avalanche Breakdown Robustness of Silicon Carbide Power MOSFETs," *Energies*, vol. 10, no. 4, 2017.
- [30] P. Alexakis et al., "Analysis of power device failure under avalanche mode conduction," in *2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)*, 2015, pp. 1833-1839.
- [31] C. Felgemacher, S. V. Araújo, P. Zacharias, K. Neseemann, and A. Gruber, "Cosmic radiation ruggedness of Si and SiC power semiconductors," in *2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, 2016, pp. 51-54.
- [32] Z. Chbili et al., "Modeling Early Breakdown Failures of Gate Oxide in SiC Power MOSFETs," *IEEE Transactions on Electron Devices*, vol. 63, no. 9, pp. 3605-3613, 2016.
- [33] K. Geng, D. Chen, Q. Zhou, and H. Wang, "AlGaIn/GaN MIS-HEMT with PECVD SiNx, SiO<sub>2</sub> as Gate Dielectric and Passivation Layer," *Electronics*, vol. 7, no. 12, 2018.
- [34] S. Bahl, "Application-Relevant Qualification of Emerging Semiconductor Power Devices," presented at the Applied Power Electronics Conference (APEC), March 2016, 2016. Available: <http://www.ti.com/lit/wp/slyy091/slyy091.pdf>
- [35] N. Kaminski, "Reliability Challenges for SiC Power Devices in Systems and the Impact on Reliability Testing," *Materials Science Forum*, vol. 924, pp. 805-810, 2018.
- [36] D. B. Habersat, A. J. Lelis, and R. Green, "Measurement considerations for evaluating BTI effects in SiC MOSFETs," *Microelectronics Reliability*, vol. 81, pp. 121-126, 2018/02/01/ 2018.
- [37] R. Green, A. Lelis, and D. Habersat, "Threshold-voltage bias-temperature instability in commercially-available SiC MOSFETs," *Japanese Journal of Applied Physics*, vol. 55, no. 4S, p. 04EA03, 2016.
- [38] Wolfspeed. *E-Series Silicon Carbide MOSFETs and Diodes*. Available: <https://www.wolfspeed.com/e-series>
- [39] Rohm. *ROHM Now Offers the Industry's Largest Lineup of Automotive-Grade SiC MOSFETs*. Available: <https://www.rohm.com/news-detail?news-title=industrys-largest-lineup-of-automotive-grade-sic-mosfets&defaultGroupId=false>
- [40] M. Beier-Moebius and J. Lutz, "Breakdown of Gate Oxide of SiC-MOSFETs and Si-IGBTs under High Temperature and High Gate Voltage," in *PCIM Europe 2017; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 2017, pp. 1-8.

# IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS



**Jose Ortiz Gonzalez** (S'15-M'18) received a B. Eng. degree in electrical engineering in 2009 from the University of Vigo, Vigo, Spain and the Ph.D. in power electronics from the University of Warwick, Coventry, U.K. in 2017. Since 2013, he has been with the School of Engineering, University of Warwick, Coventry, U.K. Dr Ortiz Gonzalez was appointed as Senior Research Fellow in Power Electronics in January 2018. He is assistant professor in Power Electronics since August 2019. His current research interests include electrothermal characterization of power devices, reliability and condition monitoring. He is author or co-author of more than 40 publications in journals and international conferences



**Ruizhu Wu** received the B.Sc. in Telecommunication Engineering from the University of Electronic Science and Technology of China, Chengdu, China in 2010; received M.Sc. in Engineering from Xihua University, Chengdu, China in 2014; and received the Ph.D. in Engineering from the University of Warwick, Coventry, UK in 2019. He is currently a research fellow in the School of Engineering, University of

Warwick, UK working on reliability and applications of SiC power electronics



**Saeed Jahdi** (S'10 M'16) has received the degrees of BSc in Electrical Power Engineering from Iran University of Science and Technology, MSc with Distinction in Power Systems from City University London, and PhD in Power Electronics from the University of Warwick, UK. He was with the HVDC Center of Excellence of General Electric, GE Grid Solutions in Stafford, UK and is currently Assistant Professor of power electronics in Electrical Energy Management Group of University of Bristol. His current research interest includes wide bandgap power semiconductor devices in power electronics. Dr Jahdi is a Chartered Engineer in the UK.



**Olayiwola Alatise** joined the University of Warwick as a Science City Research Fellow to investigate advanced power semiconductor materials and devices for improved energy conversion efficiency. Since February 2019 he is a Professor in Electrical Engineering. His research interests include investigating advanced power semiconductor materials and devices for improved energy conversion efficiency. He is author or co-author of more

than 90 publications in journals and international conferences. Prof. Alatise is an associate editor of IEEE Journal of Emerging and Selected Topics in Power Electronics